blob: c3cc5f567ab82fbec40ca7c0eb271f41a7ef469c (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
|
When a hardware interrut occurs:
OPR gets set to the PR from the previous code running
OIP gets set to the IP from the previous code running
PR is set to all 1s
The next hardware interrupt will not occur until after the current processing has been finished via `ireth`
When returning via ireth:
PR is set to OPR
Execution jumps to OIP
|
